WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:
H01L 21/04

(11) International Publication Number: WO 00/16382

(43) International Publication Date: 23 March 2000 (23.03.00)

(21) International Application Number: PCT/US99/21475

(22) International Filing Date: 16 September 1999 (16.09.99)

(30) Priority Data: 60/100,546 16 September 1998 (16.09.98) US

(71) Applicant (for all designated States except US): CREE RE-SEARCH, INC. [US/US]; 4600 Silicon Drive, Durham, NC 27703-8475 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): SLATER, David, B., Jr. [US/US]; 6304 Jarratt Cove, Raleigh, NC 27613 (US).

(74) Agents: SUMMA, Philip et al.; Philip Summa, Patent Attorney, Suite 315, 13777 Ballantyne Corporate Place, Charlotte, NC 28277 (US). (81) Designated States: AE, AL, AM, AT, AT (Utility model), AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.


Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: LOW TEMPERATURE FORMATION OF BACKSIDE OHMIC CONTACTS FOR VERTICAL DEVICES

10

(57) Abstract

The invention comprises a method for forming a metal-semiconductor ohmic contact (18) for use in a semiconductor device (10) having a plurality of epitaxial layers (14a-c) wherein the ohmic contact (18) is preferably formed after deposition of the epitaxial layers (14a-c). The invention also comprises a semiconductor device comprising a plurality of epitaxial layers and an ohmic contact.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali ·	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IТ	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM			Republic of Korea	PL	Poland	•	
CN	China	KR	Republic of Korea	PT.	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

10

15

20

25

30

1

LOW TEMPERATURE FORMATION OF BACKSIDE OHMIC CONTACTS FOR VERTICAL DEVICES

FIELD OF THE INVENTION

The present invention relates to ohmic contacts to semiconductor materials. In particular, the invention relates to methods of forming ohmic contacts to devices that include a plurality of semiconductor materials.

BACKGROUND OF THE INVENTION

In the microelectronics context, circuits are made from the sequential connection of semiconductor devices. Generally speaking, semiconductor devices are operated by, and are used to control, the flow of electric current within specific circuits to accomplish particular tasks. To connect semiconductor devices in a circuit, appropriate contacts must be made to the semiconductor devices. Because of their high conductivity and other chemical properties, the most useful and convenient materials for making contacts to such devices are metals.

Metal contacts between semiconductor devices and circuits should interfere either minimally or preferably not at all with the operation of the device or the circuit. Furthermore, the metal contact must be physically and chemically compatible with the semiconductor material to which it is made or attached. The types of contact that exhibit these desired characteristics are known as "ohmic contacts."

An ohmic contact is usually defined as a metal-semiconductor contact that has a negligible contact resistance relative to the bulk or spreading resistance of the semiconductor, Sze, *Physics of Semiconductor Devices*, Second Edition, 1981, page 304. As further stated therein, an appropriate ohmic contact will not significantly change the performance of the device to which it is attached, and it can supply any required current with a voltage drop that is appropriately small compared with the drop across the active region of the device.

Ohmic contacts and methods of producing ohmic contacts are known in the art. For example, U.S. Patents 5,409,859 and 5,323,022 to Glass et al. ("Glass patents"), the entire contents of which are incorporated herein by reference, discuss an ohmic contact structure formed of platinum and p-type silicon carbide and a method of making the ohmic structures. Although ohmic contacts and methods of making them are known, the known methods for producing ohmic contacts, and especially

10

15

20

25

30

2

those produced using a silicon carbide substrate, are difficult even when properly conducted.

The problems associated with obtaining ohmic contacts are myriad and cumulative. Limited electrical conductivity of the semiconductor due to low hole or electron concentrations may hinder or even prevent the formation of an ohmic contact. Likewise, poor hole or electron mobility within the semiconductor may hinder or even prevent the formation of an ohmic contact. As discussed in the Glass patents, work function differences between the contact metal and semiconductor may give rise to a potential barrier resulting in a contact exhibiting rectifying (non-ohmic) current flow versus applied voltage. Even between two identical semiconductor materials in intimate contact with greatly differing electron-hole concentrations, a potential barrier (built-in potential) may exist, leading to a rectifying rather than ohmic contact. In the Glass patents, these problems were addressed by inserting a distinct p-type doped SiC layer between the p-type SiC substrate and the contact metal.

More difficult problems are encountered when forming ohmic contacts for newer generation gallium and indium based semiconductor devices. The formation of an ohmic contact between a semiconductor and a metal requires the correct alloying of the semiconductor and the contact metal at their interface. Selectively increasing the hole/electron concentration at the semiconductor surface where the ohmic contact metal is deposited is known as an effective means for enhancing the contact process to achieve an ohmic contact. This process is typically achieved through ion implantation, which is well recognized as a selective doping technique in silicon and silicon carbide technologies. However, in the case of silicon carbide, ion implantation is usually performed at elevated temperatures (typically >600 °C) in order to minimize damage to the silicon carbide crystal lattice. "Activating" the implanted atoms to achieve the desired high carrier concentrations often requires anneal temperatures in excess of 1600 °C, often in a silicon over pressure. The equipment required for this ion implantation technique is specialized and expensive.

After the high temperature ion implant and subsequent anneal, the contact metal is deposited on the implanted substrate surface and annealed at temperatures in excess of 900 °C. This method of forming contacts on semiconductor devices that

3

incorporate gallium nitride or indium gallium nitride is not feasible because these compounds disassociate at elevated temperatures.

One theoretical answer to this problem would be to form an ohmic contact on the substrate prior to growing the delicate epitaxial layers (e.g. gallium nitride layers) necessary to complete the semiconductor device. This approach is undesirable, however, because it inserts an undesired contaminant, the contact metal, into the epitaxial growth system. The contaminant metal can effect epitaxial growth by interfering with lattice growth, doping, rate of reaction or all of these factors. In addition, metal impurities can degrade the optical and electrical properties of the epitaxial layers.

Similarly, many semiconductor devices such as metal-oxide-semiconductor field-effect transistors ("MOSFETS") require a layer of a semiconductor oxide (e.g. silicon dioxide). The high temperatures associated with traditional ion implantation techniques and implant or contact metal annealing processes place high stress on oxide layers, which can damage oxide layers, the semiconductor-oxide interface and the device itself. Alternatively, forming the ohmic contact prior to creating the oxide layer is not practical because the oxidizing environment utilized to form the oxide layers has adverse effects on the ohmic contact.

Accordingly, a need exists for a practical and economical method for forming an ohmic contact for use in conjunction with a semiconductor device that does not exhibit the manufacturing problems previously discussed. The need also exists for a type of a semiconductor device that incorporates an ohmic contact but is economic to manufacture.

OBJECT AND SUMMARY OF THE INVENTION

It is an object of the invention is to provide a semiconductor device that incorporates an ohmic contact.

It is a further object of the invention to provide a semiconductor device comprising silicon carbide and an ohmic contact.

It is a further object of the invention to provide a semiconductor device that incorporates an ohmic contact that is economic to manufacture.

It is a further object of the invention to provide a method for forming a

5

10

15

20

25

10

15

20

25

30

4

semiconductor device that incorporates an ohmic contact.

The invention meets these objects with a method for forming a metal-semiconductor ohmic contact for a semiconductor device. The method comprises implanting a selected dopant material into a surface of a semiconductor substrate having an initial conductivity type. The implanted dopant provides the same conductivity type as the semiconductor substrate. The dopant implantation is followed by annealing the implanted semiconductor substrate a first time at a temperature and for a time sufficient to activate the implanted dopant atoms and increase the effective carrier concentrations. Depositing a metal on the implanted surface of the semiconductor material follows the first anneal. Thereafter, an annealing of the metal and the implanted semiconductor material occurs. This second anneal is at a temperature below which significant degradation of any epitaxial layers placed on the substrate would occur, but high enough to form an ohmic contact between the implanted semiconductor material and the deposited metal.

The invention also meets these objects with a semiconductor device comprising a semiconductor substrate having a first surface and a second surface and a first conductivity type. The device also comprises at least one epitaxial layer that is grown or placed upon the first surface of the semiconductor substrate. The semiconductor substrate is further defined as having a zone of increased carrier concentration in the substrate extending from the second surface (the surface opposite the epitaxial layer) toward the first surface. The device further comprises a layer of metal deposited on the second surface of the substrate to form an ohmic contact at the interface of the metal and the zone of increased carrier concentration.

The foregoing and other objects, advantages and features of the invention and the manner in which the same are accomplished, will become more readily apparent upon consideration of the following detailed description of the invention taken in conjunction with the accompanying drawings, which illustrate exemplary embodiments, and wherein:

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic cross-sectional diagram of a semiconductor device according to the present invention.

10

15

20

25

30

FIG. 2 is a schematic cross-sectional diagram of a dopant implantation as utilized in the method according to the invention.

DETAILED DESCRIPTION

The present invention is a semiconductor device incorporating an ohmic contact and a method of forming the ohmic contact.

It will be understood by those familiar with wide bandgap semiconductors, such as silicon carbide, and semiconductor devices formed therefrom that the invention is most useful in making a semiconductor device and ohmic contact utilizing n-type or p-type silicon carbide ("SiC"). Accordingly, for ease of explanation, the following description of the invention and examples will be directed toward an embodiment of the invention utilizing SiC. Those skilled in the art, however, will readily recognize that the invention may be easily adapted for use with other semiconductor materials such as silicon, gallium nitride, aluminum gallium nitride, and indium gallium nitride. As used herein, aluminum gallium nitride and indium gallium nitride include compounds where the mole percents of aluminum and gallium or indium and gallium equal 1.

In a broad aspect the invention is a semiconductor device comprising a semiconductor substrate having an initial concentration of dopant imparting an initial conductivity type. The semiconductor substrate may be either n-type or p-type. The device also comprises at least one epitaxial layer situated adjacent one surface of the semiconductor substrate.

The claimed semiconductor device is further characterized in that the semiconductor substrate is defined by a zone of increased carrier concentration extending from the surface of the substrate opposite the epitaxial layers toward the surface adjacent the epitaxial layers. A layer of metal is deposited on the substrate at the zone of increased carrier concentration to form an ohmic contact at the interface of the metal and the substrate.

Referring now to FIG. 1, a schematic of a semiconductor device 10 according to the invention is presented. The device 10 comprises a semiconductor substrate 12, which for purposes of explanation is considered to be SiC. It should be understood, however, that other semiconductor materials, such as silicon, may be used as a

10

15

20

25

30

6

substrate in the practice of the invention. The SiC substrate 12 may be either p-type or n-type.

Situated adjacent the SiC substrate 12 are the additional components 14 necessary to complete the semiconductor device. For example and as represented in FIG. 1, the semiconductor device may be a light emitting diode ("LED") having sequential expitaxial layers 14a, 14b, and 14c of p-type and n-type semiconductor materials. In a preferred embodiment, the invention is a vertical semiconductor device such as a LED, metal-oxide-semiconductor field-effect transistor ("MOSFET"), lasers, or Schottky rectifiers that are comprised of several epitaxial layers situated adjacent a semiconductor substrate. As will be discussed later, the device according to the invention is particularly suited for vertical semiconductor devices that comprise materials having low melting or low disassociation temperatures. Such materials would include gallium nitride, indium gallium nitride and aluminum gallium nitride.

The claimed device is further characterized as having a zone of increased carrier concentration 16 on the backside of the semiconductor substrate. In other words, the semiconductor substrate, in this case SiC, has a carrier concentration near the surface of the substrate opposite the epitaxial layers that is higher than the carrier concentration exhibited in the remainder of the substrate.

The line that serves as the boundary to the zone of increased carrier concentration 16 is dotted to represent the fact that there is no sharp boundary at which the carrier concentration when the substrate 12 suddenly changes. The carrier concentration decreases as the distance from the backside surface of the substrate increases until the carrier concentration equals the initial carrier concentration. As will be discussed below, the zone of increased carrier concentration is formed by a room temperature ion implantation technique using dopants commonly associated with p-type and n-type semiconductor materials.

For example and still referring to FIG. 1, a preferred embodiment of the claimed device comprises a n-type SiC substrate doped with nitrogen. It should be understood that n-type SiC formed of other n-type dopants along with the various types of p-type SiC also may be used in accordance with the invention. The SiC

7

substrate 12 is preferably slightly to highly doped and possess an initial carrier concentration between about 1x1015 and about 1x1019 cm-3. The terms "slightly" and "highly" are imprecise and are purposely used to show that the initial carrier concentration may vary considerably. Although the initial carrier concentration may vary considerably, testing has shown that substrates that are initially moderate to highly doped provide the best results. Through ion implantation of a selected dopant material (e.g. nitrogen) at the surface opposite the epitaxial layers 14, a zone 16 is created that contains a higher carrier concentration than the remainder of the substrate 12. Preferably, the ion implantation is conducted at a level that creates a zone of increased carrier concentration 16 on the backside of the substrate that exhibits a carrier concentration between about 1x10¹⁸ and about 1x10²⁰ cm⁻³ and that is always higher than the initial carrier concentration.

Those skilled in the art will recognize that a zone of increased carrier concentration as described previously may also be formed during the growth of the substrate. However, the difficulties associated with the variable feed rates of the required dopants and other difficulties typically associated with crystal growth methods make this approach impractical.

The preferred n-type dopants for use in forming the zone of increased carrier concentration 16 are nitrogen, arsenic and phosphorous. Preferred p-type dopants for use in forming the zone of increased carrier concentration 16 are aluminum, boron and gallium.

Although Applicant does not wish to be bound by a particular theory, evidence suggests that the zone of increased carrier concentration 16 allows for the creation of a metal contact that exhibits ohmic properties. In a preferred embodiment, a selected contact metal 18 having a melting point, vapor pressure and physical and chemical properties suitable for use with the overall semiconductor device is deposited at the surface of the SiC substrate at the zone of increased carrier concentration 16 to form an interface 20 between the metal and the substrate. Preferred metals include nickel, palladium, platinum, aluminum and titanium with nickel being most preferred. The device, including the metal and the substrate is then annealed at a temperature low

5

10

15

20

25

8

enough to avoid damage to the device and specifically any epitaxial layer, but high enough to form an ohmic contact at the interface of the metal and substrate.

Again, although the Applicant does not wish to be bound by any particular theory, it appears useful to create the zone of increased carrier concentration to serve as the receptor for the contact metal. Thus, in another embodiment, the invention comprises the method of forming the ohmic contact utilized in the previously described semiconductor device.

In a broad aspect, the invention is a method for forming a metalsemiconductor contact for a semiconductor device. The method comprises implanting a selected dopant material into a semiconductor substrate having a first conductivity type and wherein the implanted dopant provides the same conductivity type as the substrate. For purposes of this discussion it will be assumed that the semiconductor substrate is a SiC substrate and that the dopant material is deposited into a surface of the SiC substrate. Those skilled in the art, however, will readily recognize that the invention may be easily adapted for use with other semiconductor materials. An annealing step follows the implanting of the selected dopant material. In this annealing step the implanted SiC substrate is annealed at a temperature and for a time sufficient to activate the implanted dopant atoms to effectively increase the carrier concentration of the implanted dopant atoms in the SiC substrate. A contact metal is then deposited on the implanted surface of the SiC substrate. The deposited contact metal and the implanted surface of the SiC substrate are then annealed. This second annealing is at a temperature below that at which any expitaxial layer placed on the substrate would experience significant degradation but high enough to form an ohmic contact between the implanted SiC and the deposited metal.

In a preferred embodiment, the semiconductor substrate may comprise a n-type or p-type substrate that may possess a slight, moderate, or high initial dopant concentration. For example, where n-type SiC is the substrate, the SiC substrate may possess an initial dopant concentration from about $1x10^{15}$ (slightly doped) to $1x10^{19}$ cm⁻³ (highly doped). The terms "slight," "moderate," and "high" are imprecise and are used to indicate that the initial concentration of dopant in the substrate material may vary. Testing has shown that moderate to highly doped substrates achieve the

5

10

15

20

25

10

15

20

25

30

best results with the invention.

The semiconductor substrate is then implanted with a selected dopant material and annealed. Preferably, the dopant implantation occurs at room temperature and the subsequent annealing occurs at a temperature between about 800°C and about 1300°C. Dopants usually associated with the conductivity type of the substrate may be used as the dopant for the implantation step. For example, when n-type SiC initially doped with nitrogen is the substrate, nitrogen may serve as the implanted dopant. Likewise, when p-type SiC initially doped with aluminum is the substrate, aluminum may serve as the implanted dopant. Other possible n-type dopants are arsenic and phosphorous. Boron and gallium may serve as alternative p-type dopants.

Those skilled in the art will readily recognize that the implanting of the dopant material may be accomplished at high temperatures. In fact, high temperature implantation is typically preferred in the SiC context in order to reduce damage to the SiC lattice structure. In the SiC context, however, high temperature ion implantation places constraints on the commercial use of the invention. Ion implanting equipment with the capability of heating the SiC substrate during implantation are atypical, expensive and intended for research and development rather than low cost, high volume applications. Furthermore, when SiC substrates are heated to high temperatures, they must be heated and cooled at a rate that will not produce fractures thereby slowing down the production process.

Accordingly, room temperature implantation is the preferred implantation method for use in the invention. It has been discovered that room temperature implanting of dopant followed by an annealing step in a simple vented furnace capable of reaching 1300°C and holding 100 or more substrate wafers achieves satisfactory results and greatly increases throughput.

The room temperature implantation of dopant is preferably conducted so as to create a zone of increased dopant concentration near the implanted surface of the semiconductor substrate. FIG. 2 is a schematic representation of the implantation process according to the invention. In this example, a n-type SiC substrate 22 having an initial dopant concentration of approximately $1x10^{18}$ cm⁻³ is implanted with atomic or diatomic nitrogen 24 at energies of 10 to 60 keV with doses of $1x10^{13}$ cm⁻² or more.

10

In some instances more than one implant energy may be used to create a more graduated carrier concentration distribution. The implantation process produces a zone 26 near the implanted surface of the SiC substrate approximately 1000 angstroms in depth having a total chemical dopant concentration of approximately 1×10^{19} to 1×10^{20} cm⁻³ with the concentration of the implanted dopant decreasing as the distance from the implanted surface increases. The dopant concentration outside of the zone of increased dopant concentration 26 remains substantially the same as the initial dopant concentration. The boundary of the zone of increased carrier concentration 26 is represented as a dotted line to indicate that the change in carrier concentration between the zone 26 and the remainder of the substrate is not distinct but gradual. Those skilled in the art should recognize that the implantation energy or the dose may be readily changed to achieve desired concentrations and thicknesses.

As mentioned previously, it is necessary to anneal the implanted substrate. The annealing is required because some of the implanted dopant ions are not "active" immediately after implantation. The term "active" is used to describe the availability of the implanted ions to contribute to the overall carrier concentration of the implanted substrate.

During implantation, the crystal lattice of the SiC substrate is essentially bombarded by dopant ions. These ions crash into the crystal lattice where they are retained. This bombardment does not result in a perfect insertion of dopant ions into the existing crystal lattice. The initial positioning of many of the dopant ions may prevent the ions from being "active" participants in the crystal lattice, which itself may be damaged by the bombardment. Annealing (i.e., heating) the implanted SiC substrate provides a mechanism by which the implanted ions and the crystal lattice of the substrate may rearrange in a more orderly fashion and recover from the damage incurred during the dopant implantation.

Using round numbers solely for explanatory purposes, the implanting process may be thought of as follows. If 100 nitrogen ions are implanted in an n-type SiC substrate having an initial concentration of x nitrogen atoms, immediately after implantation the substrate may only exhibit the characteristics associated with a substrate having "x+10" nitrogen ions. However, if the substrate is then annealed and

10

15

20

25

10

15

20

25

30

the implanted ions are allowed to settle into position in the crystal lattice, the substrate may exhibit the characteristics associated with a substrate having "x+90" nitrogen ions. Thus, the annealing step has "activated" approximately 80 of the implanted nitrogen ions.

Testing shows that annealing the room temperature implanted SiC substrate at temperatures between approximately 1000°C and 1300°C for about two hours or less will yield satisfactory results. The temperature and time may be easily adjusted to achieve a more complete activation of the implanted dose.

The semiconductor device comprising the above-discussed implanted substrate possesses at least one epitaxial layer. The epitaxial layer may be grown by any means known to those skilled in the art. In one preferred embodiment of the invention, the epitaxial layer is deposited prior to the dopant implantation of the substrate. However, the desired epitaxial layer or subsequently fabricated device may be made of or comprised of a material (e.g., gallium nitride or a silicon oxide) incapable of withstanding the high temperature anneal of the implanted substrate. In this instance, the epitaxial layer may be formed after the dopant implantation.

After the semiconductor substrate is implanted and a well annealed zone of increased dopant concentration is established, and any epitaxial layers placed on the substrate, the metal selected to form the ohmic contact is applied to the surface of the substrate at the zone of increased carrier concentration. The metal may be just about any metal typically used in forming electrical contacts that possesses an appropriately high melting point and vapor pressure and does not interact adversely with the substrate material. Preferred metals include nickel, palladium, platinum, titanium and aluminum with nickel being most preferred.

Preferably, the contact metal is deposited on the substrate surface to form a layer 300 angstroms thick or more. The deposition is followed by a second anneal. This anneal, however, is not a high temperature long duration anneal. This anneal preferably occurs at a temperature less than about 1000 °C and most preferably less than about 800°C for 20 minutes or less and most preferably for 5 minutes or less. These temperatures and time periods are sufficiently low to avoid damaging any epitaxial layers that are on the substrate. The annealing of the contact metal to the

10

15

20

25

30

semiconductor substrate results in an ohmic contact at the interface of the metal and substrate.

In a more specific embodiment of the invention, a metal semiconductor according to the invention was created using a n-type SiC substrate which was first implanted at an energy of 50 keV with a $3x10^{14}$ cm⁻² dose of atomic nitrogen followed a second implantation at 25 keV at $5x10^{14}$ cm⁻². The implantation was followed by an activation anneal at 1300 °C for 60 to 90 minutes in an argon ambient in a furnace. Subsequently, the contact metal, nickel was deposited on the implanted surface at a thickness of 2500 Angstroms. The contact anneal was then performed at 800 °C for 2 minutes in argon. The resulting ohmic contact exhibited satisfactory ohmic properties.

Those skilled in the art should recognize that it is also possible to conduct the contact anneal in situ with epitaxial growth.

The invention offers a substantial advantage for vertical devices such as photodetectors, light emitting diodes (LEDs), lasers, power devices such as metal-oxide-semiconductor field-effect transistors (MOSFETs), insulated gate bipolar transistors (IGBTs), pn junctions and Schottky rectifiers, and microwave devices such as SITs (static induction transistors). In the case of detectors, LEDs and lasers, epitaxially grown gallium nitride and indium gallium nitride layers are not to be subjected to anneals at temperatures that would severely damage the layers. In the case of indium gallium nitride, time at elevated temperatures becomes more critical as the indium composition of the alloy increases. Reducing the backside contact anneal temperature also reduces the potential for cracking in or disassociation of indium or gallium components in the strained heteroepitaxial films grown on SiC substrates.

In the case of power devices where homoepitaxial films of SiC are grown on the substrate and thermally grown or thermally regrown (reoxidized or annealed), oxides have an integral role in the device performance and a lower anneal temperature is an advantage. The backside metal contact can not be subjected to the oxidizing ambient that is required to grow the SiC-silicon dioxide interface, therefore, the backside ohmic contact must be deposited and annealed after the silicon dioxide is grown (reoxidized or regrown). Unfortunately, prior art anneal temperatures of about

13

850 °C or greater are required to subsequently form a contact to the back of the substrate (more typically 900 to 1050 °C) will create defects at the SiC-silicon dioxide interface due to mismatches in the rate of thermal expansion. This is particularly bad for MOSFETs and IGBTs.

SiC technology is in its infancy and many proposed devices and material structures are yet to be examined or developed. Further development of this process may lead to anneal temperatures that are even lower, ultimately leading to an ohmic contact between the metal and the semiconductor as deposited (*i.e.*, no anneal).

The invention has been described in detail, with reference to certain preferred embodiments, in order to enable the reader to practice the invention without undue experimentation. However, a person having ordinary skill in the art will readily recognize that many of the components and parameters may be varied or modified to a certain extent without departing from the scope and spirit of the invention.

Furthermore, titles, headings, or the like are provided to enhance the reader's comprehension of this document, and should not be read as limiting the scope of the present invention. Accordingly, only the following claims and reasonable extensions and equivalents define the intellectual property rights to the invention.

5

10

THAT WHICH IS CLAIMED IS:

1. A method for forming a metal-semiconductor ohmic contact for a semiconductor device, the method comprising:

implanting a selected dopant material into a first surface of a semiconductor substrate having a first conductivity type and wherein the implanted dopant provides the same conductivity type as the semiconductor substrate;

annealing the implanted semiconductor substrate a first time at a temperature and for a time sufficient to activate the implanted dopant atoms and increase the effective carrier concentrations;

depositing a metal on the implanted surface of the semiconductor material; and thereafter

annealing the metal and the implanted semiconductor material a second time at a temperature below which significant degradation of any epitaxial layers placed on the substrate would occur, but high enough to form an ohmic contact between the implanted semiconductor material and the deposited metal.

- 2. A method according to claim 1 comprising implanting the selected dopant material at room temperature.
- 3. A method according to claim 1 wherein the semiconductor substrate comprises silicon carbide.
- 4. A method according to claim 3 wherein the selected dopant material is selected from the group consisting of nitrogen, aluminum, arsenic, phosphorous, boron and gallium.
 - 5. A method according to claim 1 wherein the first annealing is carried out at a temperature between about 1000°C to about 1300°C.

25

5

10

15

15

- 6. A method according to claim 1 wherein the metal is selected from the group comprising nickel, palladium, platinum, aluminum and titanium.
- 7. A method according to claim 1 wherein the second annealing is carried out at a temperature below about 850°C.
 - 8. A method for forming an ohmic contact to silicon carbide for a semiconductor device, the method comprising:

implanting at room temperature a selected dopant material into a surface of a silicon carbide substrate thereby forming a layer on the silicon carbide substrate having an increased concentration of dopant material;

annealing the implanted silicon carbide substrate a first time;

growing at least one epitaxial layer on the silicon carbide substrate opposite the implanted surface;

depositing a layer of metal on the implanted surface of the silicon carbide substrate; and thereafter

annealing the metal and the implanted silicon carbide substrate a second time at a temperature below which significant degradation of the epitaxial layer would occur, but high enough to form an ohmic contact between the implanted silicon carbide and the deposited metal.

- 9. A method according to claim 8 wherein the step of growing the epitaxial layer on the silicon carbide substrate precedes the first annealing of the implanted silicon carbide substrate.
- 10. A method according to claim 8 wherein the step of growing the epitaxial layer on the silicon carbide substrate follows the first annealing of the implanted silicon carbide substrate.

20

10

- 11. A method according to claim 8 wherein the selected dopant material is selected from the group consisting of nitrogen, aluminum, arsenic, phosphorous, boron and gallium.
- 5 12. A method according to claim 8 wherein the first annealing the implanted silicon carbide substrate occurs at a temperature between about 1000°C to about 1300°C.
- 13. A method according to claim 8 wherein the metal is selected from the group comprising nickel, palladium, platinum, aluminum and titanium.
 - 14. A method according to claim 8 wherein the step of annealing the silicon carbide substrate and the deposited metal occurs at a temperature below about 850°C.
- 15 15. A semiconductor device comprising:

a semiconductor substrate having a first surface and a second surface and a first conductivity type;

at least one epitaxial layer on said first surface of said semiconductor substrate;

a zone of increased carrier concentration in said semiconductor substrate and extending from said second surface of said semiconductor material toward said first surface; and

a layer of metal deposited on said second surface of said semiconductor substrate that forms an ohmic contact at the interface of said metal and said zone of increased carrier concentration.

16. A semiconductor device according to claim 16 wherein the semiconductor substrate is silicon carbide.

20

15

25

- 17. A semiconductor device according to claim 15 wherein the implanted dopant material is selected from the group consisting of nitrogen, aluminum, arsenic, phosphorous, boron and gallium.
- 5 18. A semiconductor device according to claim 16 wherein the initial carrier concentration in the silicon carbide is between about 1x10¹⁵ to about 1x10¹⁹ cm⁻³.
 - 19. A semiconductor device according to claim 18 wherein the carrier concentration in the zone of increased carrier concentration is between about 1×10^{18} and about 1×10^{20} cm⁻³ and is greater than the initial carrier concentration in the silicon carbide.
 - 20. A semiconductor device according to claim 15 wherein said epitaxial layers are selected from the group consisting of gallium nitride; aluminum gallium nitride; indium gallium nitride; and oxides of silicon, gallium, aluminum and indium.
 - 21. A semiconductor device according to claim 16 wherein said metal is selected from the group comprising nickel, palladium, platinum, aluminum and titanium.
- 20 22. A semiconductor device comprising:

a silicon carbide substrate having a first surface and a second surface and an initial concentration of dopant imparting an initial conductivity type;


at least one epitaxial layer on said first surface of silicon carbide substrate; a zone of increased carrier concentration in said silicon carbide substrate and extending from said second surface of said silicon carbide substrate toward said first surface, said zone of dopant material being characterized by a concentration of dopant that progressively decreases from said second surface toward said first surface; and


a nickel ohmic contact on said second surface of said silicon carbide substrate.

18

- 23. A semiconductor device according to claim 22 wherein the implanted dopant material is selected from the group consisting of nitrogen, aluminum, arsenic, phosphorous, boron and gallium.
- 5 24. A semiconductor device according to claim 22 wherein the initial carrier concentration in the silicon carbide is between about 1x10¹⁵ to about 1x10¹⁹ cm⁻³.
 - 25. A semiconductor device according to claim 24 wherein the carrier concentration in the zone of increased carrier concentration is between about 1×10^{18} and about 1×10^{20} cm⁻³ and is greater than the initial carrier concentration in the silicon carbide.
 - 26. A semiconductor device according to claim 22 wherein said epitaxial layers are selected from the group consisting of gallium nitride; aluminum gallium nitride; indium gallium nitride; and oxides of silicon, gallium, aluminum and indium.
 - 27. A semiconductor device according to claim 22 wherein the semiconductor device is a vertical device.

10





Inte onal Application No PCT/US` 99/21475

			,
A. CLASSIF IPC 7	FICATION OF SUBJECT MATTER H01L21/04		
	International Patent Classification (IPC) or to both national class	sification and IPC	
	SEARCHED currentation searched (classification system followed by classification system followed by classif	ication symbols)	
IPC 7	H01L	,	
Documentati	on searched other than minimum documentation to the extent ti	nat such documents are incl	uded in the fields searched
			(
Electronic di	ata base consulted during the international search (name of dat	a base and, where practical	i, search terms used)
C DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of th	e relevant passages	Relevant to claim No.
x	SPIESS L ET AL: "Aluminium im	plantation	1-4,6,7
^	of p-SiC for ohmic contacts"	•	
	FIRST EUROPEAN CONFERENCE ON S		
'	CARBIDE AND RELATED MATERIALS HERAKLION, GREECE, 6-9 OCT. 19		
	vol. 6, no. 10, pages 1414-14		•
	XP002129219	,	
	Diamond and Related Materials,	Aug. 1997,	· ·
	Elsevier, Switzerland ISSN: 0925-9635		·
Y	page 1415, left-hand column, p	aragraph 1	8,11,13,
'	-right-hand column, paragraph		14
	2,3		
		-/	
		-/	
į			
	·	•	
X Fur	ther documents are listed in the continuation of box C.	X Patent family	y members are listed in annex.
° Special c	ategories of cited documents:	"T" later document pu	ublished after the international filing date
"A" document defining the general state of the lart which is not cited to understand the principle or theory underlying the			
"E" earlier	dered to be of particular relevance document but published on or after the international	invention "X" document of parti	icular relevance; the claimed invention
filing "L" docum	nent which may throw doubts on priority claim(s) or	cannot be consid	dered novel or cannot be considered to tive step when the document is taken alone
which	h is cited to establish the publication date of another on or other special reason (as specified)	"Y" document of parti	icular relevance; the claimed invention dered to involve an inventive step when the
"O" docum	ment referring to an oral disclosure, use, exhibition or remeans	document is con	nbined with one or more other such docu- nbination being obvious to a person skilled
"P" docum	nent published prior to the international filing date but	in the art.	er of the same patent family
	than the priority date claimed e actual completion of the international search	 	of the international search report
	28 January 2000	15/02/	
Name and	mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2	Authorized office	er
1	NL – 2280 HV Rijswijk		
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Micke,	. K

Form PCT/ISA/210 (second sheet) (July 1992)

Int lional Application No PCT/US 99/21475

		PC1/US 99/214/5
C.(Continua	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y	WO 98 37584 A (UNIV PENNSYLVANIA ;SHENAI KRISHNA (US)) 27 August 1998 (1998-08-27) page 7, line 5 -page 10, line 14; figures 3,10	15,16, 18-20 8,11,13, 14,21, 22,24-27
X	DEV ALOK ET AL: "LOW CONTACT RESISTIVITY OHMIC CONTACTS TO 6H-SILICON CARBIDE" PROCEEDINGS OF THE INTERNATIONAL ELECTRON DEVICES MEETING, US, NEW YORK, IEEE, 1993, pages 691-694, XP000481708 ISBN: 0-7803-1451-4	15-19,21
Α	page 692, left-hand column, paragraph 2 - paragraph 5	3-6,8, 11-13, 22-25,27
X	CHEN J S ET AL: "CONTACT RESISTIVITY OF RE,PT AND TA FILMS ON N-TYPE BETA-SIC: PRELIMINARY RESULTS" MATERIALS SCIENCE AND ENGINEERING B,CH,ELSEVIER SEQUOIA, LAUSANNE, vol. B29, no. 1/03, 1 January 1995 (1995-01-01), pages 185-189, XP000513498 ISSN: 0921-5107	1,3-7
A	page 186, left-hand column, paragraph 1 - paragraph 3 page 187, left-hand column, paragraph 3 -right-hand column, paragraph 2; figure 3	8,11-14
X	US 5 409 859 A (GLASS ROBERT C ET AL) 25 April 1995 (1995-04-25) cited in the application	1,3-7
Α	the whole document	8,11-27
Y	PATENT ABSTRACTS OF JAPAN vol. 1997, no. 07, 31 July 1997 (1997-07-31) -& JP 09 082663 A (FUJI ELECTRIC CO LTD), 28 March 1997 (1997-03-28)	21,22, 24-27
A	abstract; figure 1	1,2, 6-10,13, 14
	-/	
		· ·

Inte Ional Application No PCT/US 99/21475

		FC1/03 99/214/3
C.(Continu Category °	ation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Jategory	Citation of document, with indicator, where appropriate, or the relevant passages	
A ·	PORTER L M ET AL: "A CRITICAL REVIEW OF OHMIC AND RECTIFYING CONTACTS FOR SILICON CARBIDE" MATERIALS SCIENCE AND ENGINEERING B,CH,ELSEVIER SEQUOIA, LAUSANNE, vol. B34, no. 2/03, 1 November 1995 (1995-11-01), pages 83-105, XP000627607 ISSN: 0921-5107 page 93, left-hand column, paragraph 4 -page 96, left-hand column, paragraph 1 page 97, right-hand column, paragraph 3 -page 100, right-hand column, paragraph 1; tables 5,6,8,9	1-27

Information on patent family members

Inte ional Application No PCT/US 99/21475

Patent document cited in search repor	t	Publication date	Patent family member(s)	Publication date
WO 9837584	Α	27-08-1998	NONE	
US 5409859	Α	25-04-1995	US 5323022 A AT 177878 T	21-06-1994 15-04-1999
			AU 4854693 A	29-03-1994
			DE 69324024 D DE 69324024 T	22-04-1999 12-08-1999
			EP 0659298 A	28-06-1995
			JP 8504298 T	07-05-1996
			WO 9406153 A	17-03-1994
JP 09082663	Α	28-03-1997	NONE	

Form PCT/ISA/210 (patent family annex) (July 1992)

THIS PAGE BLANK (USPTO)